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(PWM)Abstract In this paper, a Zero-Voltage-Transition (ZVT)–Zero-Current Transition (ZCT) Pulse-
width Modulated (PWM) synchronous buck converter (SBC), with a simple passive auxiliary circuit
is proposed, which reduces the stresses and improves the efﬁciency by pacifying the conduction
losses compared to a traditional PWM converter, typically suitable for photovoltaic applications.
The important design feature of ZVT–ZCT PWM SBC converters is placement of resonant compo-
nents that molliﬁes the conduction losses. Due to the ZVT–ZCT, the resonant components with low
values are used, thereby resulting in the increase of switching frequency. The ZVT–ZCT operation
of the proposed converter is presented through theoretical analysis. The characteristics of the
proposed converter are veriﬁed with the simulation in the PSIM co-simulated with MATLAB/SIM-
ULINK environment and implemented experimentally.
 2014 Faculty of Engineering, Ain Shams University. Production and hosting by Elsevier B.V. This is an
open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/3.0/).1. Introduction
Nowadays, the DC–DC converters are vastly applied modules,
and demand is increasing for high-power density and high-efﬁ-
ciency modules by minimizing the conduction and switchinglosses. These modules in general the day to day are observed
in applications such as laptops, desktop processors for the
enhancement of the battery lifetime. Apart from these applica-
tions, solar and spacecraft applications demand increase pro-
gressively for stressless and more efﬁcient DC–DC modules
for maximizing the storage capacity thereby enhancing the
power density to improve the battery life to supply in the
uneven times.
In 1980, N.R.M. Rao exploited and developed the concept
of conventional PWM converter, using the PWM technology
to have a control over power switches and to produce step-
up or step-down output voltage. The PWM control principle
is to control the width of the pulse of a particular switch,
switching ON by ﬁxing the switching frequency of a power
switch [1]. In the recent years, the synchronous rectiﬁers are
playing the prominent role in reducing the conduction losses,
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In earlier days it was difﬁcult to operate the converter above
1 MHz, but with the advent of resonant switching, the domi-
nant switching frequency loss is reduced. The inclusion of pas-
sive auxiliary circuits in synchronous rectiﬁers for reduction of
switching losses implicates tolerable voltage and current stres-
ses on the power switches and also allays the problem of EMI
in the converter.
Abundant research has been done using passive snubber
circuitry in many DC–DC topologies for improving the efﬁ-
ciency, reduction of switching and conduction losses to recu-
perate the energy [5–9]. With the advent of passive circuits
the converters tend to shrink in terms of cost, size, and also
they are proving to be consistent modules having an eminent
performance ratio than the active circuits [10–17].
The proposed circuit greatly paciﬁes the reverse recovery
peak current through the diode and turn ON loss of the switch.
The demand of higher input voltage, lower output voltages, in
turn higher output currents leads to very low duty cycles and
mounting the switching losses, thereby resulting in falling off
the conversion efﬁciency. Thus, the efﬁciency of SBC is opti-
mized by annihilating the switching losses using a soft-switch-
ing technique with the assistance of a passive snubber. Because
of its low additional conduction losses and its operation which
almost replicates as of PWM converters, the soft-switching
techniques have allured the attention in the recent times [18–
20]. In ZVT–ZCT converters [19–24] generally the auxiliary
switch actuates just before the main switch is made active
and culminates after it is executed.
The proposed auxiliary circuit has reduced ratings than the
main power circuitry as it is activated for a small segment of
time during the switching cycle, which provokes least switching
losses in the auxiliary circuit thereby improving the converter
efﬁciency as switching losses get diminished. Many other
topologies are presented among them; the inclusion of the
high-frequency transformers in DC–DC converters has also
proved to be well known topologies. However, in these con-
verters by the inclusion of high-frequency isolation trans-
former, the usage of number of power switches increases
usually between four to nine, which accompany to high switch-
ing and also conduction losses.
Lowering the switching losses for a low-voltage high-current
application with the assistance of a simple passive auxiliary cir-
cuit as a snubber with low values of components was not present
in the literature [1–27]. The converter that is proposed is mostly
suitable in many applications, especially for photovoltaic and
spacecraft applications where lossless DC–DC converters with
low voltage high current are in much demand. Thus, this paper
presents a novel ZVT–ZCT PWM SBC in which by the additionFigure 1 Proposed ZVT-PWM synchronous buck converter.of resonant auxiliary circuit in the proposed converter that exhib-
its ZVT, ZCT curtails voltage and current stresses on the main
switch and the synchronous switch.
The paper is organized as follows: Section 2 describes about
the proposed circuit and its operating modes with theoretical
waveforms and equivalent circuits in each mode; Section 3 pro-
vides the design procedure of magnetic elements used; Section
4 points out the features of the proposed converter; Section 5
includes the simulation and experimental results that expose
the features of the proposed converter; and Section 6 presents
the conclusion.
2. Operating principle
2.1. Conﬁguration of proposed circuit and conditions that are
assumed to simplify the analysis
Fig. 1 shows the proposed schematic circuit. The proposed
converter is the embodiment of the traditional
PWM synchronous buck converter and auxiliary snubber
circuit proposed. Proposed auxiliary circuit is comprised of a
resonant inductor Lr, a resonant capacitor Cr, a buffer capac-
itor Cb, a buffer inductor Lb and auxiliary Schottky diodes D1,
D2. The utilization of body diodes of S1, S2 is also done in the
proposed converter.
To simplify the analysis of steady-state operations of the
proposed converter, the following conditions are assumed in
a switching cycle.
1. Constant input voltage Vin.
2. Output capacitor Co and output inductor Lo are large.
3. Diode’s reverse recovery time is negligible.
4. Energy storage components or elements are lossless.
5. Lo is very large than resonant inductor Lr.
6. The resonant components or circuits are ideal.2.2. Modes of operation
In this section, the operating modes of the proposed converter
are distinguished into six, considering the different current
paths of the elements and switch voltages. The waveforms
are presented in Fig. 2, and the operating mode analysis is
explained by the current paths shown in Fig. 3.
Mode 1 (t0–t1): In this mode 1, main switch, S1 is switched
ON. The current path is as shown in ﬁgure. At this stage, as
the main switch is ON, it experiences zero current turn ON
as it is in the series with resonant inductor Lr, the iLr current
rises and iDs2 current through the body diode of the switch
S2 falls concurrently at the same instant of time. This mode
ends at t= t1, iDs2 becomes zero and iLr reaches Io(avg).
isðt t0Þ ¼ iLrðt t0Þ ¼ Vin
Lr
ðt toÞ ð1Þ
iDs2ðt t0Þ ¼ IoðavgÞ  iLr ¼ IoðavgÞ  Vin
Lr
ðt toÞ ð2Þ
t01 ¼ Lr
Vin
 IoðavgÞ ð3Þ
Mode 2 (t1–t2): At the instant when the body diode is OFF,
the current passes through the resonant circuit forming Lr, Cr
and buffer capacitor Cb. At t= t1, is = iLr = Io(avg), iD2 = 0,
Vcr = 0 and Vcb = 0.
Figure 2 Essential theoretical waveforms of proposed converter.
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inductors Lr, Lb and Cr, Cb. This mode ends with the Cb
charged up to the input voltage.
iLrðt t1Þ ¼ IoðavgÞ þ Vin
Zx
sinxxðt t1Þ ð4Þ
iLbðt t1Þ ¼ iLr  IoðavgÞ ¼ Vin
Zx
sinxxðt t1Þ ð5ÞFigure 3 Six operational modes of the proVcrðt t1Þ ¼ Ce
Cr
½Vin cosxxðt t1Þ þ Vin ð6Þ
Vcbðt t1Þ ¼ Ce
Cb
½Vin cosxxðt t1Þ þ Vin ð7Þ
where Ce ¼ CrCbCrþCb, Le = Lr + Lb, xx ¼ 1ﬃﬃﬃﬃﬃﬃﬃLeCep , Zx ¼
ﬃﬃﬃﬃ
Le
Ce
q
Mode 3 (t2–t3): In this mode diode, D1 gets conducted with
ZVT at the instant, when Vcb equals to Vin. At
t ¼ t2; iS1 ¼ ioðavgÞ; iLr ¼ iLrmax; Vcb ¼ Vcbmax ¼ Vin, and Vcr =
Vcrx when D1 gets forward biased a new resonance takes place
between Lr, Lb and Cr.
This stage ends when iLr reaches to load current Io(avg) and
Cr is charged to its maximum voltage Vcrm.
iLrðt t2Þ ¼ ðiLrðmaxÞ  IoðavgÞÞ cosxyðt t2Þ
 Vcrm
Zy
sinxyðt t2Þ þ IoðavgÞ ð8Þ
iLbðt t2Þ ¼ iLrðt t2Þ  IoðavgÞ ¼ ðiLrmax  IoðavgÞÞ cosxyðt t2Þ
 Vcrm
Zy
sinxyðt t2Þ ð9Þ
Vcrðt t2Þ ¼ ðiLrðmaxÞ  IoðavgÞÞZy sinxyðt t2Þ
þ Vcrm cosxyðt t2Þ ð10Þ
t23 ¼ 1xy tan
1 iLrðmaxÞ  IoðavgÞ
Vcrm
 
ð11Þ
where xy ¼ 1ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃðLrþLbÞCrp , Zy ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃ
LrþLb
Cr
q
Mode 4 (t3–t4): The diodes D1 and D2 are not in conduc-
tion mode, and only the main switch S1 and resonant inductor
Lr are in conduction. This depicts no resonance at this stage,
and now the operational circuit is equivalent to the traditional
PWM buck topology.
is ¼ iLr ¼ Vin
Lr
ðt t3Þ ð12Þposed ZVT–ZCT PWM SBC converter.
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ZVT and at the same time synchronous switch S2 is ON under
ZCT. As S2 is conducting, the voltage across capacitor Cr is
clenched to zero, now the resonance takes place with parallel
combination of Lr, Lb and Cb.
Vcrðt t4Þ ¼ 0
iLrðt t4Þ ¼ IoðavgÞ cosxzðt t4Þ  Vin
Zz
sinxzðt t4Þ ð13Þ
Vcbðt t4Þ ¼ Vin
Zz
cosxzðt t4Þ  IoðavgÞZz sinxzðt t4Þ ð14Þ
iLbðt t4Þ ¼ IoðavgÞ þ iLr ð15Þ
where xz ¼ 1ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃðLrþLbÞCbp ; Zz ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
ðLrþLbÞ
Cb
q
t45 ¼ 1xz tan
1 Vin
IoðavgÞZz
ð16Þ
Mode 6 (t5–t6): In this stage, t ¼ t5; iS1 ¼ 0; iLr ¼ IoðavgÞ;
Vcr ¼ 0 and Vcb ¼ 0 are the initial conditions for this mode.
As iLr reaches Io(avg), the switch gets turned OFF under
ZCT. The preserved energy of Lr and Cr is transferred to the
load.
Vcrðt t5Þ ¼  Io
Cr
ðt t5Þ ð17Þ
iLrðt t5Þ ¼ Vo
Lr
ðt t5Þ þ IoðavgÞ ð18Þ
In this mode, iLr = iLb.
This mode ends when the body diode of S2 gets reverse
biased and ceases the current through it. The current iLr
reaches minimum value and thereby S1 gets ON, and repetition
of operation continues.
t56 ¼ IoðavgÞLr
Vo
ð19Þ2.3. Output voltage
The output voltage can be evaluated by balancing the volt-Sec-
ond relationship or by equating the energy relation i.e.,
Vos ¼ Vin 1
2
t01 þ t12 þ t23 þ t34 þ t45 þ t56
 
Vos¼Vin 1
2
IoðavgÞLr
Vin
þ 1
xx
sin1
Cr
Ce
1
 
þ 1
xy
tan1

 iLrðmaxÞ  IoðavgÞ
Vcrm
 
þ 1
xz
tan1
Vcrm
IoðavgÞZz
 
þ1
2
IoðavgÞLr
Vo

ð20Þ
where t01, t12, t23, t34, t45, t56––time periods of mode 1, mode 2,
mode 3, mode 4, mode 5, mode 6.
The t01 and t56 of modes 1 and 6 contain least values com-
pared to other terms in the preceding expression, so they are
neglected for making analysis simple.
The voltage conversion ratio will be
Vo
Vin
¼ 1
s
1
xx
sin1
Cr
Ce
 1
 
þ 1
xy
sin1
iLrmax  IoðavgÞ
Vcrm
 
þ 1
xz
tan1
Vcrmax
IoðavgÞZz
 
ð21Þwhere s ¼ 1
fs
and fs = switching frequency.
From the aforementioned expression, it is evident that volt-
age conversion ratio relies upon switching frequency irrespec-
tive of the duty ratio.
3. Design procedure
The traditional PWM converter’s design is well-known and
extensively presented in the literature. Now, it is time to focus
on eloquent aspects of designing the auxiliary circuits. The res-
onant inductor and capacitor design is the most signiﬁcant
part of designing the auxiliary circuit. The auxiliary resonant
circuit that is proposed entrusts soft-switching condition for
the main switch. The design method is developed, by referring
previous literature [18].
(1) Snubber inductor Lr is chosen to allow maximum output
current within trise during the ON time of the main
switch.
In this case from Eq. (1)
Vin
Lr
trise 6 Iomax ð22Þ
triseﬁ Rise time of the main switch
The aforementioned equations assist the main switch with
ZCS turn-OFF, and ZVS turn-ON of the synchronous switch
body diode.
(2) Snubber capacitor Cb is procured such that it discharges
from Vin to zero with maximum current through it in the
time period at the turn-OFF time of the main switch.
In this case, according to (14) and (16)
1
IomaxZz
Vin P tfall ð23Þ
where Zz ¼
ﬃﬃﬃﬃ
Lr
Cb
q
(3) Buffer capacitor Cr is selected such that it charges from
zero to the value assumed as half of the input voltage.
During the turn-OFF time, the buffer capacitor is feeded
by the energies that are preserved in the snubber induc-
tor and the accumulated charge on snubber capacitor.
The energy balance can be given as
1
2
CbV
2
in þ
1
2
CrV
2
crm ¼
1
2
LrI
2
omax ð24Þ
The rate of charging of capacitor Cb is greater than the fall
time of the main switch S1, which is equal to the increase at
the rate of change of current through inductor Lr.
CrVin
ILrmax  IoðavgÞ P t12 ð25Þ
From Eq. (7), t12 can be derived as
t12 ¼ 1xx sin
1 Cr
Ce
 1
 
ð26Þ
Solving the above two equations, Cr is derived as
sin
xxCrVin
iLrmax  IoðavgÞ
 
P
Cr
Cb
ð27Þ
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greater than Cb.
4. Converter postulates
The postulates of the soft switching converter which is pro-
posed are listed as follows
(i) The main switch S1 is turned ON under ZVT while syn-
chronous switch S2 is turned OFF under ZVT and
turned ON under ZCT, due to the inclusion of Lr, Cr
and Cb, Lb. In the circuit, all the diodes are turned
ON under ZVT and turned OFF under ZCT.
(ii) The structure of a proposed converter is simple, very
low-cost and has satisfactory control.
(iii) The proposed converter, in most of the switching cycles
acts as a traditional PWM converter.
(iv) The converter has greater efﬁciency, and its load range is
wider.
(v) The proposed snubber cell can also be placed into other
basic PWM DC–DC converters.Figure 4b Voltage waveforms of resonant and buffer capacitors Cr, C
Figure 4a Simulated voltage and current waveforms of main sw5. Simulation and experimental results
The Proposed converter functions with an input voltage
Vin = 12 V, an output voltage Vo = 4 V, a load current of
13 A and a switching frequency of 100 kHz. The functional
characteristics of the proposed ZVT–ZCT SBC are executed
by the simulation using PSIM 7.1 software co-simulated with
MATLAB/SIMULINK. Figs. 4a–4c show the simulation
results of the proposed converter. In Fig. 4a the voltages of
main switch S1 and synchronous switch S2 have an overshoot
value of 0.5 V compared to the traditional buck converter
which is a minor increase in terms of performance point of
view. The waveforms that are shown depict a time period of
four switching cycles, which is 40 ls in this particular case.
The synchronous buck converter integrated with proposed
passive auxiliary circuit has been built and substantiated with
experimental results. However there is slight increase of volt-
age about 0.5 V of main switch S1 and synchronous switch
S2 as compared to traditional buck converter. The experimen-
tal components used in the proposed ZVT–ZCT SBC con-
verter are tabulated in Table 1. As shown in Figs. 5a–5c, theb and current waveforms of resonant inductor Lr and inductor Lb.
itch S1 and synchronous switch S2: Vs1 and is1, Vs2 and is2.
Figure 5b Experimental voltage and current waveforms of capacitor
inductor current iLb, diode current iD2: [iLb: 3.5 A/Div; iD2: 3.5 A/Div;
Figure 5a Experimental voltage and current waveform of main
synchronous switch S2: [Vs2: 5 V/Div; is2: 3.5 A/Div; time: 50 ls/Div].
Figure 5c Experimental current waveform of inductor currents
iLb: [iLb: 3.5 A/Div; time: 2.5 ls/Div].
Table 1 Components used for proposed converter.
Component Value/model
Main switch S1 SUD50N02-04P
Synchronous switch S2 SUD50N02-04P
Schottky diode, D1 NXPS20H100C
Schottky diode, D2 NXPS20H100C
Resonant inductor, Lr 10 nH
Buﬀer inductor, Lb 4 nH
Resonant capacitor, Cr 2 nF
Buﬀer capacitor, Cb 1 nF
Output inductor, L0 10 lH
Output capacitor, C0 15 lF
Figure 4c Current waveform of diode D2.
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simulation results. Fig. 5a shows the voltage and current wave-
forms of main switch S1 and synchronous switch S2 depicting
low stresses. However there is slight increase of voltage about
0.5 V of main switch S1 and synchronous switch S2 as com-
pared to traditional buck converter. The experimental compo-
nents employed in the proposed ZVT–ZCT SBC converter are
tabulated in Table 1. Fig. 5b shows the voltage waveforms of
resonant capacitor Vcr, buffer capacitor Vcb and current wave-voltages Vcr, Vcb: [Vcr: 3 V/Div; Vcb: 3 V/Div; time: 2.5 ls/Div] and
time: 2.5 ls/Div].
switch S1: [Vs1 : 5 V/Div; is1: 3.5 A/Div; time: 50 ls/Div] and
Figure 6 Experimental voltage and current waveforms of: (a) Experimental voltage and current waveform of main switch (S1): [ Vs1: 5 V/
Div; is1: 3.5 A/Div; time: 1 ls/Div] exemplifying the ZVT turn ON and ZCT turn OFF of switch. (b) Experimental voltage and current
waveform of synchronous switch (S2): [Vs2: 5 V/Div; is2: 3.5 A/Div; time: 1 ls/Div] exemplifying the ZVT turn ON and ZCT turn OFF of
switch.
Figure 7 Efﬁciency curve.
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Fig. 5c shows the current waveform of resonant inductor iLr.
Fig. 6a signiﬁes that the main switch S1 spike current is plum-
meted; the waveform is almost equivalent to the traditional
buck converter. Consequently, the rating of the main switch
required for the buck converter is economized by the introduc-
tion of ZVT–ZCT operation. The main switch is turned ON
under ZVT and turned OFF with ZCT, due to which the main
stream switching losses got diminished. Fig. 6b the synchro-
nous switch S2 is turned OFF under ZCT and turned ON withTable 2 Comparison with contemporary topologies.
[23]
Stresses on main switch (spike current, spike voltage) Low
Stresses on synchronous switch (spike current, spike voltage) Low
Reverse recovery of main diode Elimin
Reverse recovery of SR diode Elimin
Overhead of ZVT auxiliary circuit
Switch 1
Diode 2
Inductor 0
Capacitor 1
Coupled inductor 1
Maximum eﬃciency values at 70% of output power 92.5
Maximum eﬃciency improvement over hard switching circuit 4.5
Refs. [22–24].ZVT operation. The reverse recovery (RR) effect due to the
body diode of S2 is almost attenuated.
5.1. Efﬁciency curve
From Fig. 7, it can be seen that efﬁciency values of the pro-
posed converter are comparatively higher than the traditional
converter with SR. The converter is designed for the maximum
output current, and it is accustomed that toward minimum
output power efﬁciency, values decrease. At nearly 70% of
output power, the efﬁciency of the proposed converter rises
to about 97% when compared to the counterpart traditional
converter whose efﬁciency is about 87%. The high efﬁciency
of the proposed converter proves the deﬁniteness of the design
values.
5.2. Contrast with contemporary topologies
Table 2 shows the comparison of recent topological circuits
with the proposed circuit. As shown in the Table 2, the circuits
are modern ZVT–ZCT PWM topologies [22–24] are promi-
nent in curtailing the spike of the main switch and diminishing
the reverse recovery (RR) problem of the synchronous switch[22] [24] Proposed converter
Low Low Very low
Low Low Eliminated
ated Eliminated Replaced by SR Replaced by SR
ated Eliminated Eliminated Eliminated
1 1 0
4 3 2
1 2 2
1 1 2
1 0 0
94 93 97
5 4.7 5.5
Figure 8 Efﬁciency curve with contemporary topologies.
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[22,23] the coupled inductors are used in the auxiliary circuits
which in turn expands the volume of the total circuit. The pro-
posed auxiliary circuit not only exceeds the advantages of the
contemporary circuits, but also obliges both switches to oper-
ate under soft-switching conditions. The RR problem com-
pared to conventional circuits is largely enhanced, beside the
efﬁciency is improved at maximum. Efﬁciency enhancement
relative to the hard-switching converter is shown in Fig. 7.
Table 2 and the results proclaim that the proposed auxiliary
circuit has accomplished comparable efﬁciency enhancement
over the hard switching circuit to a decent value. The proposed
converter does not use the coupled inductors as [22,23] and
also it has a simple design with ease of control.
5.3. Efﬁciency curve with contemporary topologies
From Fig. 8, it can be seen that the efﬁciency of the proposed
ZVT–ZCT SBC is comparatively high, with reference to the
contemporary topologies. The values of efﬁciency declined
proceeding toward minimum output power as the design of
the proposed converter is for the maximum output current.
At 70% of output power, the total efﬁciency increases to
97% which is greater than other topologies.
6. Conclusion
In this paper, the switching and conduction losses in the SBC
were eliminated with the employment of concept of ZVT–
ZCT. Apart from the main switch which is turned OFF under
ZCT and ON under ZVT, the same replicated on the synchro-
nous switch which is also turned ON under ZVT and OFF
under ZCT. The proposed auxiliary circuit integrated with
SBC can also be applied to other contemporary circuits; it is
proved that the proposed auxiliary circuit achieves ZVT-turn
ON and ZCT-turn OFF to both the switches. Particularly,
the RR effect of synchronous switch is diminished through
the proposed auxiliary circuit, which in turn minimizes the
switching losses as correlated with contemporary topologies.
Therefore, the switching and conduction losses are diminished;
the newly proposed ZVT–ZCT SBC is the most suitable con-
verter for medium and high power than the traditional con-
verter, as it has been observed from the efﬁciency curve and
also contrasted with the contemporary topologies. In addition
to this, current and voltage stresses on the main power circuit
are reduced immensely, and the auxiliary elements designed
such that they deal with permissible voltage and currentvalues. Furthermore, the proposed converter structure is sim-
ple, low-cost and easily controllable.Appendix A
Derivation of Eqs. (4)–(11), (13)–(16).
Eqs. (4)–(7):
As per the equivalent circuit diagram of mode 2 (t1–t2) from
Fig. 2, the elements Lr, Cr, Cb are in resonance, so the circuit is
similar to series-resonant circuit with a capacitor––parallel
load. The mode 2 equivalent circuit is redrawn as
From the above circuit, Vc ¼ Vin  Leq diLrdt (i) and iLr  ic =
I0(avg) (ii).
Differentiating the above equations yields
ic ¼ Ceq dvcdt ¼ LeqCeq d
2 iLr
dt2
. Substituting ic in equation (ii) yields
d2 iLr
dt2
þ x2xiLr ¼ x2xI0avg (iii).
Now the solution of equation (iii) is as follows:
iLrðt t1Þ ¼ IoðavgÞ þ VinZx sinxxðt t1Þ Eq. (4) and
Vc ¼ 1Ceq
R
icdt (iii). Substituting ic in (iii) yields
Vcrðt t1Þ ¼ CeCr ½Vin cosxxðt t1Þ þ Vin Eq. (6).
Similarly Vcbðt t1Þ ¼ CeCb ½Vin cosxxðt t1Þ þ Vin Eq. (7)
and from mode 2 equivalent circuit iLb(t  t1) = iLr  Io(avg),
which yields iLbðt t1Þ ¼ iLr  IoðavgÞ ¼ VinZx sinxxðt t1Þ Eq.
(5).
Eqs. (8)–(11):
As per the equivalent circuit diagram of mode 3(t1–t2) from
Fig. 2, the elements Lr, Lb, Cr are in resonance and the mode 3
equivalent circuit is redrawn as
From the above circuit, iL þ Ceq dVcdt ¼ I0ðavgÞ (i) and
Vc ¼ Leq diLrdt (ii). The solution for foregoing set of equations
is as follows:
iLrðt  t2Þ ¼ ðiLrðmaxÞ  IoðavgÞÞ cosxyðt  t2Þ  V crmZy sinxyðt  t2Þ þ IoðavgÞ Eq. (8).
V crðt  t2Þ ¼ ðiLrðmaxÞ  IoðavgÞÞZy
sinxyðt  t2Þ þ V crm cosxyðt  t2Þ Eq. (10).
iLbðt  t2Þ ¼ iLrðt  t2Þ  IoðavgÞ ¼ ðiLrmax  IoðavgÞÞ cosxy
ðt  t2Þ  V crmZy sinxyðt  t2Þ Eq. (9).
At t ¼ t3; iLb ¼ 0 substituting in Eq. (9) it yields
A novel passive auxiliary circuit for efﬁciency enhancement of a synchronous buck converter 499t23 ¼ 1xy tan1
iLrðmaxÞIoðavgÞ
Vcrm
 
Eq. (11).
Eqs. (12)–(16):
As per the equivalent circuit diagram of mode 5(t4–t5) from
Fig. 2, the elements with parallel combination of Lr, Lb and Cb
are in resonance, the mode 3 equivalent circuit is redrawn as
From the above circuit, iLr þ Ceq dVcdt ¼ I0ðavgÞ (i) and
Vc ¼ Leq diLrdt (ii). The solution from this set of equations is
iLrðt t4Þ ¼ IoðavgÞ cosxzðt t4Þ  VinZz sinxzðt t4Þ Eq. (13).
V cbðt t4Þ¼ V inZz cosxzðt t4Þ IoðavgÞZz sinxzðt t4Þ Eq. (14).
iLbðt  t4Þ ¼ IoðavgÞ þ iLr Eq. (15).
At t ¼ t5;Vcb ¼ 0 substituting in Eq. (14) it yields
t45 ¼ 1xz tan1 VinIoðavgÞZz Eq. (16).
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